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Abstract—Due to many limitations of Von Neumann archi-
tecture such as speed, memory bandwidth, efficiency of global
interconnects and increase in the application of artificial neural
network, researchers have been pushed to look into alternative
architectures such as Neuromorphic computing system. Memris-
tors (memristive crossbar memory RCM) are used as synapses
due to its high packing density and energy efficiency and CMOS
blocks as neurons. The increase in the terminal resistance of
the RCM can degrade its energy efficiency and bandwidth. A
more energy efficient current mode neuron has been proposed
in this paper which can operate at lower voltages as compared
to conventional voltage mode neuron circuit.
I. INTRODUCTION
The increasing demand for computation and decreasing size
of transistors have led to the integration of multiple cores and
memory on a single chip. The number of buses as well as
the resistance per unit length of metal wire on the chip has
increased[8]. These factors have put restriction on the speed
of computation. In recent years, the popularity of the Neural
Network has grown due to the increase of its application in
image processing, etc. Computation (such as dot product) at
the sensor level can reduce the number of buses, high-speed
data converters and interface circuits. The memristor crossbar
array is used to build an analog neural network which can
compute dot products which are widely used in the image
processing application. One of the important modules of the
neural network is the activation function like sigmoid function
which is used in clustering and pattern recognition problems.
Mostly the sigmoid function is implemented in voltage
mode[7][6], but in this paper, we have proposed a more
effcient current mode neuron for memristor-based synapse
and compared it with the voltage mode neuron in terms
of power, bandwidth, input impedance and robustness. With
current mode processing, one can work with lower values
of voltages, as has been shown in previous work[1] . This
presents the possibility of achieving significant reduction in
power consumption.
This paper is organized into the following sections: Section
II introduces us to the memristor crossbar array, the relation
between input current or voltage with the output current
and the effect of parasitic and terminal resistance on power,
bandwidth and accuracy. Section III contains voltage mode
CMOS sigmoid activation function circuit for meristors with
its simulation result and compares it with other sigmoid
function circuits in voltage mode. Section IV contains the
proposed current mode sigmoid activation function circuit for
memristors with the detailed simulation results and compares
the low input impedance stage (current to voltage converter)
used in this paper with another current to voltage stage. Section
V compares the voltage mode circuit with the proposed current
mode circuit.
II. RCM COMPUTATION
A memristor,as proposed by Prof. Leon Chua in 1971, is a
passive two-terminal fundamental element, in addition to the
existing resistor, capacitor, and inductor. It follows a non-linear
relation between terminal voltage v(t) and resultant current
i(t), given by [7]
i(t) = Gm(x).v(t) (1)
∂x
∂t
= i (2)
where Gm(x) is not a constant but a state dependent trans-
conductance.A memristor has two regions- high concentration
dopant region of resistance Ron and low concentration dopant
region of resistance Roff . The total resistance which is a sum
of Ron and Roff can be changed by applying a voltage bias
[9].Hence the net tranconductance is given by
Gm(x) = Gmoff .(1 − x) +Gmon.x (3)
A specific amount of energy (or threshold voltage) is required
to change the stage of a memristor, and below the threshold
voltage, memristor behaves as a constant transconductance or
resistance[3]. A memristor crossbar array has very high den-
sity, low power consumption, and variable transconductance.
These properties make it suitable to be used as synapses in an
Artificial Neural Network or dot product operation which is
heavily computed in Image processing.
A N ∗N memristor crossbar array consists of horizontal(i)
and vertical(j ) metal lines which are connected by memristors
of conductance gmij .These metal lines contribute to the para-
sitics which can be modeled as parasitic resistance Rp between
two nodes and parasitic capacitance Cp between a node and
ground. In voltage mode (Fig. 1), V1 ,V2 , ..,Vi , ..,VN volt-
ages are applied to the corresponding horizontal lines(i) and
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resultant currents(Ij ) from the vertical lines(j ) are converted
into voltages by using opamp circuits[3][7]. The resultant
current in a vertical line (j ) is given by
Ij =
n∑
i=1
gmij .Vi (4)
Fig. 1: Voltage Mode Neural Network
Fig. 2: Current Mode Neural Network
Similarly, in the current mode (Fig. 2),I1 , I2 , .., Ii , .., IN ,input
currents are applied to the corresponding horizontal lines(i)
and the resultant current in the vertical line is given by
Ij =
n∑
1
Ii.
gji
g1i + g2i + ..+ gji..+ gNi
(5)
Equations (4) and (5) are valid provided that the input
impedance (Terminal Resistance Rt) of the current sensing
circuit is very low.The conductance of the last memristor has to
be set in such a way that the sum of the memristor conductance
i.e g1i + g2i + ..+ gji..+ gNi is same for every ith row.
A. Simulation Results
The effect of parasitic Rp and terminal resistance Rt on
bandwidth, energy, and accuracy of the dot product through
numerical analysis performed on MATLAB are shown in
Figure 3. In Figure 3(a), we observe that the bandwidth of
the RCM network decreases with an increase in the terminal
resistance. Figure 3(b) and Figure 3(d) show the deterioration
in the accuracy of the dot product operation with increasing
gm (conductance of memristor) and decreasing gt (inverse
of terminal resistance Rt). The effect of increasing terminal
resistance on the energy per computation is shown in Figure
3(c). We observe that beyond a critical RT , the energy
consumption increases linearly with terminal resistance, i.e.,
the input impedance of the neuron circuit. Hence, its crucial
to keep low input impedance ( or terminal resistance Rt).
Fig. 3: (a) Bandwidth vs Rt (b) Error in dot product vs gm (c) Energy
Consumption vs Computation (d) Error in dot product vs gt
III. VOLTAGE MODE SIGMOID NEURON
The circuit consists of a current to voltage converter followed
by a single stage differential amplifier in negative feedback
and an inverter in negative feedback. Input impedance is
approximately equal to the feedback resistance R divided by
the gain of the opamp. The opamp used here is a compensated
(Compensation capacitor = 200fF and phase margin = 60) two-
stage differential amplifier where the first stage is differential
with current mirror loading and the second stage is a common
source stage. The sigmoid function is given by the below
expression
y =
a
1 + eb(x−c)
(6)
Fig. 4: Voltage Mode Sigmoid Activation Function
The output of the single stage differential amplifier in negative
feedback provides an approximate sigmoid function and gain
a 1.754 (1.723, 1.785)
b −2.13 × 106(−2.36× 106,−1.89 × 106)
c 4.963× 10−6(4.903× 10−6, 5.024× 10−6)
RMSE 0.06422
TABLE I: Sigmoid function parameter in Voltage mode
is controlled by the inverter in negative feedback [2].In this
case, parameter c depends on reference voltage (Vref ) and b
depends on the gain of the opamp stage (i.e −R3/R4 )) and
gain of the inverter stage (i.e −R2/R1 )) . The inverter stage
is used to obtain rail to rail voltage swing as the opamp stage
has restricted output voltage swing. The voltage swing decides
the value of the parameter a.
A. Simulation Results
All the circuit simulation results are performed in Ca-
dence Virtuoso using TSMC 180nm library.In figure 5, dots
represent the sigmoid transfer characteristic obtained and
it is fitted to an ideal transfer characteristic(as shown).
The parameters with 95% confidence bound are (Table I)
Fig. 5: Sigmoid Tranfer Function obtained from Voltage Mode
Neuron
Fig. 6: Input Impedance of the Voltage Mode Neuron
Voltage mode neuron is operated at lower VDD
to improve power consumption. Simulation results
show that the deviation in the parameter of the
sigmoid function on scaling down the VDD.
Fig. 7: Monte Carlo Simulation with 200 samples at VDD = 1.8
VDD a b c
(V) Mean Std % Mean Std % Mean Std%
1.8 1.7489 1.13% -2.25×106 8.4% 4.95×10−6 1.16%
1.5 1.4979 3.52% -2.28×106 11.2% 4.94×10−6 1.87%
1.0 0.9525 9.08% -1.44×106 13.32% 4.72×10−6 5.96%
TABLE II: The variation of the sigmoid function parameters (Monte
Carlo Simulation with 200 samples) on scaling VDD
The bandwidth of the voltage based neuron is 50Mhz. The
maximum current consumption of the circuit is 56µA (Power
= 100.8µW). On scaling down the voltage, the power con-
sumption of the circuit will decrease proportionally. Input
impedance is 243Ω with zero at 78Khz.On scaling down the
voltage, the gain of the opamp will decrease slightly which
results in a slight increase in the input impedance to 307Ω .
In one of the papers, the sigmoid circuit is implemented
by the current buffer followed by a sigmoid circuit (Power
160µW) [5]and in another paper, they have proposed mem-
ristor based sigmoid activation function (Power = 0.244mW)
[4].The transfer function of sigmoid (reported in this paper) is
not symmetric with respect to central horizontal axis [4].
IV. CURRENT MODE SIGMOID NEURON
The circuit consists of a low input impedance stage followed
by a differential stage (Fig.8). The input impedance is given
by the following expression.
Rin =
rds7
1 + gm7.rds7.A
(7)
Where gm7 and is the transconductances of M7, rds7 is
the small signal resistance of M7, and A is the gain of the
opamp. Here opamp has a single stage differential amplifier
with a diode connected NMOS load. Parameter b of the
sigmoid function depends on the transconductance of M3/4
and 1/gm of M6/7 . IBIAS2 of the right current mirror and
IBIAS3 decides the value of parameters c and a respectively.
Cc is the compensation capacitor and Rc is the resistance.
Fig. 8: Current Mode Sigmoid Neuron
A. Simulation Results
The value of Cc and Rc is 100fF and
10KΩ respectively to have 63◦ Phase Margin.
a 4.917× 10−6(4.913× 10−6, 4.92× 10−6)
b −2× 106(−2.01× 106,−1.99× 106)
c 2.618× 10−6(2.615× 10−6, 2.62× 10−6)
RMSE 8.506× 10−9
TABLE III: Sigmoid function Parameter with 95% confidence bound
VDD Zin(ZERO) Bandwidth Power
(in V) Ω(Khz) (Mhz) µ W
1.8 200(144) 6.25 40.5
1.5 126(130) 5.2 33.75
1.0 274(266) 10 12.5
TABLE IV: Input Impedance,Power and Bandwidth Variation on
scaling voltage
Fig. 9: Sigmoid Transfer Function obtained from Current Mode
Neuron
Fig. 10: Input Impedance Of Current Mode Neuron
Fig. 11: Monte Carlo Simulation with 200 samples at VDD = 1.8
In Fig 9,(i) Transfer characteristic obtained from the circuit
Vdd a b c
(V) Mean Std % Mean Std % Mean Std%
1.8 4.9×10−6 1.22 -2.0×106 <1 2.6×10−6 3.74
1.5 4.9×10−6 1.25 -1.26×106 <1 2.6×10−6 3.65
1.0 2.2×10−6 3.81 -1.9×106 <1 1.0×10−6 5.68
TABLE V: The variation of the sigmoid function parameters (Monte
Carlo Simulation with 200 samples) on scaling VDD
at Vdd = 1.8 (ii) Best Fit sigmoid function at Vdd = 1.8
(iii) Transfer characteristic obtained from the circuit at Vdd
= 1.5 (iv) Best Fit sigmoid function at Vdd = 1.5 (i) Transfer
characteristic obtained from the circuit at Vdd = 1.0 (ii) Best
Fit sigmoid function at Vdd = 1.0. With Vdd = 1.0, we
have decreased all the bias current in the circuit so that the
transistors operate near saturation region.Current is mirrored
by the factor of 1 in both the left and right current mirror so if
we will increase the factor of the current mirror, it will further
reduce the power.
V. CONCLUSION
In this paper, we have shown the degradation in the perfor-
mance of RCM for dot product operation due to terminal
resistance which is the input impedance of the neuron circuit.
Error in the dot product operation increases with increase in
the terminal resistance and decrease in the mem-resistance. To
avoid this degradation, we have proposed current mode neuron
which has low input impedance and more power efficient
compared to the existing neuron.
Power Consumption of Current Mode Neuron is half compared
to voltage mode neuron at VDD = 1.8. Current mode neuron
is much faster compared to voltage based neuron. On applying
full input swing, the time required for the output to saturate is
4ns and 40ns in current and voltage mode respectively.Voltage
mode has higher bandwidth compared to current mode neuron,
but we can not operate at such high frequency because input
impedance is large at that frequency and the equation (4) is no
longer valid.The current mode neuron circuit does not require
any large resistor, so it is more area efficient.The sigmoid
transfer characteristic (Fig. 9) obtained from current mode
neuron matches more perfectly with an ideal sigmoid function,
while a deviation is observed in the voltage mode transfer
characteristic (Fig. 5).From II and V, we observe that current
mode neuron can be operated at lower VDD with less variation
in parameters a ,b and c of the sigmoid function.
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